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Abstract
This work presents a depleted monolithic active pixel sensor (DMAPS) prototype manufactured in the LFoundry 150 nm CMOS
process. DMAPS exploit high voltage and/or high resistivity inclusion of modern CMOS technologies to achieve substantial
depletion in the sensing volume. The described device, named LF-Monopix, was designed as a proof of concept of a fully monolithic
sensor capable of operating in the environment of outer layers of the ATLAS Inner Tracker upgrade in 2025 for the High Luminosity
Large Hadron Collider (HL-LHC). This type of devices has a lower production cost and lower material budget compared to presently
used hybrid designs. In this work, the chip architecture will be described followed by the characterization of the different pre-
amplifier and discriminator flavors with an external injection signal and an iron source (5.9 keV x-rays).
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1. Introduction
LF-Monopix chip [1, 2] is the first fully monolithic prototype
of Depleted Monolithic Active Pixel Sensors (DMAPS) [3] im-
plemented in the LFoundry 150 nm CMOS technology aimed
for high radiation environment. Its design has kept signifi-
cant features from its ancestor LF-CPIX [4]. The chip size is
1 × 1 cm2, where most of the area is occupied by the pixel ma-
trix composed of 36 columns and 129 rows. The pixel size is
250 µm × 50 µm. The pixel matrix is not uniform (see Fig. 1)
and includes nine pixel flavors (four columns per flavor).
Figure 1: Placement of pixel flavors in LF-Monopix chip
The pixel types are composed of different combinations of
pre-amplifier (NMOS or CMOS input), discriminator (a two
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stage open-loop structure, called V1; and a self-biased differ-
ential amplifier with a CMOS output stage, called V2), type of
logic gate and placement of in-pixel readout logic. This work
describes the characterization of the chip performance of three
samples (numbered 7, 11 and 12) in terms of breakdown volt-
age, gain, input capacitance, threshold dispersion and noise.
LF-Monopix chip has also been tested under irradiation [5].
2. Characterization of chip performance
The first measured parameter of LF-Monopix chip is the
breakdown voltage, which is the maximum voltage at which
the detector can operate. This value is derived from the depen-
dence of the reverse bias voltage applied to the outer P-Well
guard rings with the measured leakage current, shown in Fig. 2.
Values for breakdown voltage between 280 and 300 V were ob-
tained, much higher than previous chip generation in the same
technology [6]. This increase was possible by optimizing the
guard ring structure based on TCAD simulations [7].
The gain of different pixels was calibrated using a 55Fe
source (5.9 keV x-rays) and monitoring the response of individ-
ual pixels in the oscilloscope. For each pixel, the histograms of
the signal amplitude and the baseline were generated and their
mean values were measured. The pixel gain was then calculated
as the ratio of the difference between these mean values and the
mean number of ion-electron pairs generated in the substrate
(1620 electrons). This procedure was repeated for a minimum
of 8 pixels for each flavor. As shown in Table 1, only a depen-
dence on the type of preamplifier was observed. Note that these
gain values have to be considered as qualitative, since the real
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Figure 2: Dependence of the leakage current on the bias voltage for three dif-
ferent samples of the LF-Monopix chip at room temperature (20 degrees).
gain of the analogue chip chain is not precisely known. Nev-
ertheless, the signal response of individual pixels can be used
to estimate the input capacitance, by calculating the injection
signal that gives the same signal response. The values obtained
also show a dependence on the type of preamplifier.
Table 1: The peformance of the two chip samples characterized in this work, in
terms of gain and input capacitance (C).
# Gain (µV/e) Capacitance (fF)
CMOS NMOS CMOS NMOS
7 15.9 ± 0.1 12.0 ± 0.1 2.40 ± 0.05 2.82 ± 0.05
12 15.5 ± 0.1 13.0 ± 0.1 2.25 ± 0.06 2.47 ± 0.08
The threshold distribution and noise level are studied by
scanning an external injection signal into the sensing node and
recording the probability of pixel firing with a fixed thresh-
old setting (0.795 V), obtaining the so-called “S-curves”. The
threshold and noise parameters of each pixel are extracted by
fitting an error function to the resulting S-curve. The scan
results are shown in Table 2. The threshold level is ∼2960
(∼4300) electrons for the V1 (V2) discriminator and its dis-
persion is ∼930 (∼530) electrons. Meanwhile, the noise level is
∼230 (∼190) electrons for CMOS (NMOS) preamplifier.
Table 2: The threshold, threshold dispersion and noise in electrons units before
and after threshold tuning for different types of discriminator (in the first two
cases) and preamplifier (in the last one).
Feature Type Untuned Tuned
Threshold V1 discri 2960 ± 150 -
(e-) V2 discri 4290 ± 230 -
Thr. Disp. V1 discri 533 ± 45 104 ± 14
(e-) V2 discri 926 ± 89 153 ± 21
Noise CMOS 230 ± 17 238 ± 17
(e-) NMOS 193 ± 10 195 ± 13
The threshold of each pixel can be independently modified by
a 4-bit in-pixel digital-to-analog converter (DAC) called TRIM.
Therefore, each pixel was tuned by scanning the TRIM val-
ues, determining the corresponding threshold and fitting a lin-
ear relation between the TRIM values and the thresholds. Then
the optimal TRIM for each pixel is set such as to minimize the
threshold dispersion. The result of this procedure is shown for
one chip in Fig. 3. The threshold dispersion is reduced down
to ∼150 (∼100) electrons for the V1 (V2) discriminator, while
noise levels remain the same.
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Figure 3: Dependence of the threshold level in electrons units on the pixel
position after the threshold tuning for the sample 7 of the LF-Monopix chip.
3. Summary
The performance of the different flavors of LF-Monopix chip
has been characterized with an external injection signal and an
iron source. The best results are obtained for the V1 discrim-
inator (threshold dispersion of ∼100 electrons) and the NMOS
preamplifier (noise level of ∼190 electrons).
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